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Abstract: – Embedded systems design combines software implementations running on an on-chip processor and
dedicated hardware components. It also introduces IP-components (Intellectual Property) to be reused and inte-
grated in Systems-on-a-Chip (SoCs). This means a tremendous paradigm shift from the traditional system design.
This paper introduces an embedded systems design flow in which the major challenge is the exploration of the
design space for optimal architecture configurations. We show that automation of this architecture exploration
phase heavily relies on fast and relatively accurate performance estimates for both hardware and software im-
plementations simultaneously. For performance estimation of hardware, we advocate the introduction of a priori
interconnect estimations in architecture exploration tools and show how such estimates can be used beneficially.
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1 Introduction
Today, the technological world is no longer domi-
nated by microprocessors. Many systems around us
(cellular phones, cars, airplanes, washing machines,
etc.) contain and are controlled by electronic chips
consisting of both processor blocks to execute soft-
ware programs and dedicated hardware blocks for the
fast evaluation of specific functions. Such systems
are called embedded systems. In fact, embedded sys-
tems already largely outnumber computer chips. With
the progress in technological capabilities (driven by
Moore’s law, stating that the number of transistors on
a chip doubles every 18 months) it is currently possi-
ble to combine several components of embedded sys-
tems on a single chip. This has become known as
System-on-a-Chip (SoC) design.
The design of embedded systems and of SoCs in-
troduces many design challenges. Analogue and RF
components are starting to be integrated together with
the rest of the system and their design can no longer be
seen separate from the overall system design. Another
major challenge is the increased freedom to choose
the system architecture and tailor it to the application
at hand. The number of processing cores available for
embedded systems is increasing rapidly and also pre-
designed hardware blocks (Intellectual Property - IP -
blocks) are becoming widely available. Combine this
with the choice between either a software implemen-
tation on a processor and a hardware approach on a
dedicated hardware part (or IP block). The conclu-
sion: an exponential increase in the number of design
choices. Within this vast range of choices, the embed-
ded system designer has to optimize for power, tim-
ing, area, yield, cost, or other performance criteria.
Evaluating the performance criteria in detail for all
possible designs and then picking the best one, is sim-
ply impossible. The evaluation of the different archi-
tectures has to be based on preliminary, very fast, but
reasonably accurate performance estimates. In this
paper, we focus on existing techniques for estimating
performance parameters of hardware IP blocks based
on a priori interconnect prediction. We break a lance
for further research in the domain of a priori perfor-
mance estimates of hardware and software implemen-
tations in the embedded systems context. Based on
such estimates, automating the exploration of archi-
tecture design options becomes feasible and an easier
and more automated design flow for embedded sys-
tems comes within reach.
Section 2 presents an overview of the embedded
systems design flow and shows why very fast perfor-
mance estimates are crucial in such a flow. Current
research on performance estimates in hardware is in-
troduced in section 3.
2Fig. 1. The embedded systems design flow.
2 Architecture Exploration
The design of embedded systems is a relatively new
research topic in that it combines hardware and soft-
ware design issues. The embedded design flow is de-
picted in figure 1.
The design starts with the correct specification of
the system, its functionality and performance require-
ments (data throughput, power dissipation, cost, etc.).
The specification should describe the system without
already distinguishing software from hardware parts
to leave all options open. A unified language to de-
scribe software and hardware should be found that
simplifies both the design of the system (or parts of
it) in hardware and in software. It should also enable
easy verification at all design steps. Standard software
languages (such as C, C++, or JAVA) lack some of the
basic constructs to describe hardware. They have dif-
ficulty in describing timing issues, concurrency, struc-
tural hierarchy and state transitions. Standard hard-
ware description languages (such as VHDL and Ver-
ilog) do not have explicit elements for state transitions
and have problems describing communication. They
also make a transition to software languages almost
impossible. There have been several initiatives to aug-
ment these standard languages with new constructs to
enable embedded system design. JAVA was used in
the JavaTime approach at the University of Califor-
nia at Berkeley [15]. The design of a new description
language based on VHDL was the goal of an indus-
trial consortium in 1996 and was supposed to lead to
a System-Level Design Language (SLDL). However,
the most promising approaches took the software lan-
guage C as the basis and augmented it with elements
to describe concurrency, state transitions, structural
and behavioural hierarchy, exception handling, tim-
ing, communication and synchronisation. SpecC [12]
Fig. 2. The Pareto curve of Pareto-optimal results sepa-
rates the infeasible region from the region where infe-
rior results are found.
originated from the University of California at Irvine
but the language that is most probable to become the
new standard for embedded system design is SystemC
[13]. It is endorsed by a consortium of leading design
companies and gets a lot of attention at various confer-
ences and symposia. It is bound to become an IEEE
standard soon.
The next step in the embedded system design pro-
cess of figure 1 is architecture exploration. This is the
most important step since it is at this stage that the
most important design decisions are taken. Architec-
ture exploration mainly consists of searching the vast
design space for possible architectures (combinations
of design entities) that meet the target requirements
as good as possible. Principle requirements are a low
power dissipation and a low design cost. Searching
the design space requires extensive design libraries to
find the right components, IP-blocks, or software de-
scriptions (together with the right processor to run it
on). Even more important is the ability to predict the
performance of each of the individual library entities
within the configuration currently under investigation.
Indeed, one has to validate choices made in this de-
sign step by obtaining performance estimates of pro-
cessing speed, memory allocation, silicon area, power
dissipation, etc. upfront. It is clear that such a valida-
tion can not be done by actually designing all possible
design configurations all the way through (that would
take ages). In the design exploration phase, very fast
and reasonably accurate performance estimates need
to be available. We will elaborate on this issue in the
following section.
The use of fast performance estimates for design
options results in so-called Pareto-curves (figure 2).
Each design solution corresponds to a performance
3Fig. 3. Hardware/software partitioning in an embedded
system design flow.
estimate for a certain optimization criterion, such as
power and area. Generally, it is not possible to have
one solution that is optimal for both criteria at the
same time. This results in an entire set of solutions
that have an optimal combination of performance re-
sults. These are called Pareto-optimal. For such solu-
tions, there does not exist another solution that is bet-
ter in one criterion without being worse in the other
criterion. All Pareto-optimal solutions are on a Pareto
front or Pareto curve. Solutions above the curve or
to the right of it are inferior since they are dominated
by a Pareto-optimal solution that either consumes less
area or less power.1 Solutions to the left or below
the Pareto front are infeasible (otherwise a solution
on the Pareto front would be dominated by this solu-
tion and, by definition, that solution would no longer
be on the front). The goal thus is to find the Pareto-
optimal solutions and only use those for further explo-
ration (depending on specific requirements on some of
the performance criteria). All other solutions can be
discarded. Because we are only interested in Pareto-
optimal solutions, we can use very fast estimates as a
first indication of whether or not a proposed solution
is far from or near to the Pareto front. If it is far away,
it can be discarded immediately. If it is close, we can
gradually improve the accuracy of the estimates (of
course taking more time to do this) to assess the ac-
tual quality of the proposed solution.
 
Note that the definition of inferior regions and infeasible re-
gions is presented here for optimization criteria that are mini-
mized. For maximized criteria (such as speed), the Pareto front
location will be different.
The third step in the embedded system design flow,
hardware/software partitioning, has been explored
extensively in the recent years. The main task here
is to distribute the various tasks the system has to per-
form to specific hardware blocks and specific software
instances to be executed on one or more processors
(see figure 3). A first requirement for this is to be
able to decide whether a task should be performed in
hardware or in software. For this choice, similar per-
formance estimates as in the architecture exploration
step are needed, only this time for a fixed architec-
ture (with known processors and known hardware re-
sources). Since the number of possibilities is lower, a
more time-consuming estimation method may be used
that provides more accurate performance estimates.
However, in real-time systems, the scheduling of tasks
has to be done in real time and fast performance esti-
mates are again needed.
Hardware/software partitioning is much better un-
derstood today than architecture exploration (which is
still mainly a manual operation). Several tools have
been introduced that perform the partitioning (with
different levels of expert designer guidance possible).
Some examples of such tools are GPP (General Pur-
pose Partitioner) from UC Riverside [14], Cosyma (U.
Braunschweig [6]), Lycos (T.U. Denmark [19]),
POLIS (UC Berkeley [21]), Chinook (U. Washington
[3]) and CoWare (U. Leuven, Belgium, now a spin-off
company).
If the software branch of the design flow (figure 1)
is chosen, this software has to be compiled to a spe-
cific processor available on the embedded system plat-
form. Currently there exist many application specific
processors (ASIP’s) that have been optimized for spe-
cific tasks. Optimal software compilation is a separate
research domain and one of the main challenges is to
find good and fast performance estimates that mimic
the behaviour of optimized compilers without actually
compiling code.
Hardware design will more and more evolve into
the reuse of Intellectual Property (IP) blocks since it
becomes infeasible to design every billion-transistor
design from scratch. In that case the design effort is
reduced to the selection of the right IP-component.
New initiatives such as the Virtual Socket Interface
Alliance (VSIA, [33]) and the extensive IP-reuse li-
braries offered by, e.g., Design and Reuse [7] already
provide such services. However, parts of designs will
still need to be tailored to the application domain and
the design of new application specific hardware IP
will still be needed. The design of such blocks goes
4through a conventional hardware design flow of high
level synthesis, logic design and physical design. Go-
ing back to the architecture exploration step, we ob-
serve an additional huge challenge in estimating the
performance of a digital design block before any of
the implementation details are known.
A major aspect of embedded systems design is the
communication between the processor-based software
parts and the dedicated hardware blocks. More than
ever before, the design of communication protocols is
coming in the picture. Busses have to be synthesized
between processors, memory and IP-blocks. Since
IP-blocks come with their own communication pro-
tocols, translators will need to be synthesized as well.
And all this is now moved from board-level design to
on-chip design since complete embedded systems are
now integrated in a single chip (System-on-a-Chip).
The separation of computations and communication
on chip has become essential for supporting “plug-
and-play” for IP-blocks.
Finally, all the design steps in the embedded system
design flow (figure 1) have to be verified and extensive
simulations have to be run on the system to verify that
it performs as specified.
From the design flow, it is clear the most crucial
step in embedded system design is the architecture
exploration. In that step, the designer still has all the
freedom to choose an implementation that solves a de-
sign problem in an optimal way. Choices made in this
design step have a significant impact on the overall
design outcome. Hence, each design choice should
be carefully selected and verified. We are still far
from automating this design step and it is still mainly
a manual job for an experienced designer. However,
the complexity is huge and the design space enormous
so that even expert designers can never fully cover all
possibilities. A manual architecture selection will at
best only explore part of the Pareto-optimal solutions
or might even stick to sub-optimal solutions that are
not on the Pareto-front at all.
Although an automatic architecture exploration is
still unachievable with current tools, recent years have
brought new tools that facilitate the search through
the design space by providing extensive libraries and
performing the comparison of design solutions auto-
matically. However, the performance figures for each
individual component must be introduced in such sys-
tems (by hand or included in the component library)
and seldom take the surrounding architectural envi-
ronment into account, let alone the algorithmic con-
text in which the component (either hardware or soft-
ware) is supposed to operate. Fast automatic perfor-
mance estimates are the key for a new generation of
architecture exploration tools that are able to provide a
set of Pareto-optimal architectures consisting of soft-
ware and hardware components from a library with
a correct (accurate enough) weighting of the perfor-
mance criteria.
Early evaluation of processor architecture decisions
are found in, e.g., [2], [11]. Many people are cur-
rently working on the analysis of programming code
and its impact on performance. Others investigate dif-
ferent processor architectures (e.g., memory manage-
ment [20]) or perform power estimates for processor
architectures based on simple notions of the type of
programs that will run on them, e.g., [10]. These are
only some examples of the research directions toward
software performance estimates that could be used for
architecture exploration. In the next section, we de-
scribe some current research directions in hardware
performance estimation in somewhat more detail.
3 Hardware Performance Estimates
With Moore’s law in place (stating that the number
of transistors on a chip doubles every 18 months), the
performance of a chip is becoming more and more de-
pendent on the interconnections. Relative to the func-
tional transistors, interconnects take more area on the
chip, consume more power, are responsible for most
of the signal delay, and contribute most to the total
cost of the chip. Today, interconnects are the limiting
factor for both performance and density, i.e., the value
and the cost of a VLSI system.
Where chip design used to be focused on the op-
timization of the functional blocks, these days one
has to account for the wiring as well. Today, a fo-
cal point for improved interconnect modelling, more
cost-effective system architectures, and more produc-
tive design technology centers on new methods and
models for a priori system-level interconnect predic-
tion. Although basic works in this area are almost
thirty years old, no cohesive research community for
interconnect prediction was established until the first
international workshop on System-Level Interconnect
Prediction (SLIP) [25] in April 1999. An overview of
the basic concepts of and recent research work on a
priori interconnect prediction is presented in a book
completely devoted to this field [24] and a collection
of recent research work can be found in two special
issues of IEEE Transactions on VLSI Systems [30],
[31].
53.1 Interconnect Prediction Applications
In hardware design, the physical design step trans-
forms a structural description of a design to a real chip
layout. It consists of the consecutive steps of floor-
planning (roughly deciding where functional blocks
will be placed on the chip layout), placement (a de-
tailed placement of the gates on the chip layout) and
routing (assigning routes to the interconnects between
gates). The Computer-Aided Design (CAD) tools for
placement optimize for small interconnection lengths
between gates or, alternatively, for small delays in the
critical wires.2 This requires knowledge of the inter-
connect routing. Routing, on the other hand, can only
be done after the place of the gates is known. Hence,
during the layout of computer chips, several iterations
between placement and routing are needed. To reduce
or even eliminate the number of placement/routing it-
erations, a priori interconnection length estimations
are very helpful because they allow an evaluation of
placements without a routing step, leading to a bet-
ter initial placement and a better initial routing result.
CAD tools for layout generation therefore especially
benefit from a priori (i.e., pre-layout) wire length esti-
mation techniques [23]. The same techniques can also
be used even earlier in the design flow for evaluating
architecture exploration solutions.
Current applications of a priori interconnect esti-
mation are found in technology extrapolation [1]. For
estimations of the performance of future designs, very
little is known about the design and a priori techniques
are essential. The same applies to the evaluation of
new chip architectures. A priori estimates immedi-
ately provide a solid ground for drawing preliminary
conclusions about the benefits of new chip architec-
tures and for comparing different architectures.
3.2 Interconnect Prediction and Rent’s Rule
A priori interconnect estimation typically requires
three models (figure 4): (i) a circuit model (ii) a model
for the physical chip architecture in which the circuit
will be placed, and (iii) a model for the layout genera-
tion (placement and routing). Current practice models
the circuit as a collection of logic gates connected to
each other through interconnections, models the chip
architecture as a (two-dimensional) Manhattan grid,
and assumes a “good” placement (i.e., one that suc-
cessfully minimizes wire lengths) and enough space

Critical wires are those wires that are on a long chain of inter-
connections that have to be traversed by a signal in a single clock
cycle.
available to route all interconnects along the shortest
(Manhattan) path. However, these simple models do
not suffice to make powerful estimations about the re-
sulting layout. For this, one needs to have a notion of
(i) the complexity of the interconnection topology and
(ii) the quality of the placement. This information is
provided by the so-called Rent’s rule.
In 1971 Landman and Russo [18] described a re-
lationship between the average number of terminals

of a part of the circuit (a module) and the average
number of logic gates (basic logic blocks  ) inside
the module (basically a relation between interconnect
and logic). This relation is given by

	 (1)
and is called Rent’s rule. The parameter  is the av-
erage number of terminals per logic gate and the ex-
ponent 
 is the Rent exponent. Its value depends on
the complexity of the interconnect topology and on
the quality of the placement.3 Rent’s rule proves to be
valid for most designs and it is recently shown that it
applies to any homogeneous design [5].
3.3 Donath’s Model
Rent’s rule has been used in wire length estimation
for the first time by Donath in 1979 [9]. The idea is
simple: the circuit and the Manhattan grid are both
partitioned into equally large parts and each circuit
part is mapped to a grid part. This partitioning pro-
cess is repeated recursively until all logic gates are as-
signed to a single grid cell in the Manhattan grid. The
average number of interconnections between parts at a
certain hierarchical level is estimated from Rent’s rule
(details can be found in [9]) and the average length of
a connection at each hierarchical level is estimated by
making some simple assumptions.
Despite the simplicity of Donath’s model, it is able
to predict the scaling of the average wire length as a
function of circuit size quite well. However, Donath
found that his quantitative average wire length predic-
tions were approximately a factor of 2 off from mea-
sured values for real circuits.
In [27], [28] Stroobandt et al. improved Donath’s
model. Independently, Davis et al. [8] proposed a non-
hierarchical method for wire length estimation that
leads to very similar results. A more detailed analysis
of wire length models can be found in [5], [24].

Both a more complex interconnect topology and a less opti-
mized placement are reflected in a higher Rent exponent. A dis-
cussion of these different aspects of the Rent exponent can be
found in [32].
6
ﬀﬁﬃﬂ "!#$%ﬁ'&!
(#)+*,(- )/. 01,2354 6875296': 1%7
Fig. 4. The three components of models for physical design: the circuit, the chip architecture and the layout generation.
The combination of these models results in the (model for the) layout.
3.4 Other Model Extensions
The introduction of three-dimensional chip archi-
tectures has induced the need to extend the estima-
tion models to three-dimensional grids [26]. Other
extensions include taking into account external inter-
connections [29] and multi-terminal nets [22] and es-
timating the global wire length distribution (for het-
erogeneous systems-on-a-chip) separately [34].
Current research uses these interconnect estimation
models for the prediction of routing resources (area
and number of layers) [16], [17] and chip yield pre-
diction [4]. Future research is looking at delay char-
acterization and the prediction of power dissipation
in interconnects. With these extensions, fast and rel-
atively accurate prediction of hardware performance
is coming near. Introducing these techniques in ar-
chitecture exploration tools promises to dramatically
improve the ease of designing embedded systems.
4 Conclusion
The challenges imposed by the combination of soft-
ware and hardware in the design of embedded sys-
tems, together with the increasing complexity as a re-
sult of Moore’s law, crystallize in the most important
step of embedded system design: architecture explo-
ration. To be able to automate that step, fast and effi-
cient performance estimates are needed for both soft-
ware and hardware implementations of system parts.
With these estimates, an efficient search of the entire
design space becomes feasible and the designer can
limit the final implementation possibilities to those
that are Pareto-optimal.
In this paper, we have presented an overview of re-
cent evolutions in hardware performance estimation
based on a priori interconnect prediction techniques.
It took thirty years for research on system-level inter-
connect prediction to mature but significant progress
has been made in the last couple of years, mainly be-
cause the interconnect problems did not become ap-
parent until recently. We have introduced the field and
the models that are the basis for wire length predic-
tion: Rent’s rule and Donath’s wire length estimation
model. Recent advances have been highlighted and
we have indicated how these techniques could benefit
embedded systems architecture exploration.
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